Investigation of Ge nanocrytals in a metal-insulator-semiconductor structure with a HfO₂/SiO₂stack as the tunnel dielectric by Wang, S et al.
Investigation of Ge nanocrytals in a metal-insulator-semiconductor
structure with a HfO2/SiO2 stack as the tunnel dielectric
Shiye Wang
The Research Center of Semiconductor Functional Film Engineering Technology, State Key Laboratory
of Functional Materials for Informatics, Shanghai Institute of Microsystem and Information Technology,
Chinese Academy of Sciences, 865 Changning Road, Shanghai, 200050, China
Weili Liua!
The Research Center of Semiconductor Functional Film Engineering Technology, State Key Laboratory
of Functional Materials for Informatics, Shanghai Institute of Microsystem and Information Technology,
Chinese Academy of Sciences, 865 Changning Road, Shanghai, 200050, China and Department of
Applied Physics, Materials Research Center, The Hong Kong Polytechnic University, Hung Hom, Hong
Kong, China
Qing Wan
The Research Center of Semiconductor Functional Film Engineering Technology, State Key Laboratory
of Functional Materials for Informatics, Shanghai Institute of Microsystem and Information Technology,
Chinese Academy of Sciences, 865 Changning Road, Shanghai, 200050, China
J. Y. Dai and P. F. Lee
Department of Applied Physics, Materials Research Center, The Hong Kong Polytechnic University,
Hung Hom, Hong Kong, China
Luo Suhua,a! Qinwo Shen, Miao Zhang, Zhitang Song, and Chenglu Lin
The Research Center of Semiconductor Functional Film Engineering Technology, State Key Laboratory
of Functional Materials for Informatics, Shanghai Institute of Microsystem and Information Technology,
Chinese Academy of Sciences, 865 Changning Road, Shanghai, 200050, People’s Republic of China
sReceived 2 June 2004; accepted 10 January 2005; published online 8 March 2005d
A metal-insulator-semiconductor sMISd structure containing a HfO2 control gate, a Ge
nanocrystal-embedded HfO2 dielectric and a HfO2/SiO2 stack layer as tunnel oxide, was fabricated
by an electron-beam evaporation method. High-resolution transmission electron microscopy study
revealed that the HfO2/SiO2 stack layer minimized Ge penetration, leading to the formation of Ge
nanocrystals that are self-aligned between the tunnel oxide and the capping HfO2 layer. Influence of
different annealing conditions on the formation and distribution of Ge nanocrystals was studied.
Current–voltage sI–Vd and capacitance–voltage sC–Vd measurements revealed promising electrical
characteristics of the MIS structure, and relatively high stored charge density of 1012 cm−2 was
achieved. © 2005 American Institute of Physics. fDOI: 10.1063/1.1864254g
Recently, much efforts have been made to improve the
device performance of nanocrystal memory by replacing the
SiO2 with various dielectrics such as oxynitride,1 Al2O3,2,3
ZrO2,4 and SiNx.5,6 King et al.7 demonstrated that a Ge nano-
crystal memory device can be programmed at a relatively
low voltage and high speed. In our previous work, electric
characteristics, and the negative photoconductivity of Ge
nanoclusters embedded in Al2O3 or in ZrO2/Al2O3 gate di-
electrics have been investigated.2,4 Considerable attention is
now being paid to HfO28–10 as a gate dielectric due to its
relatively high dielectric constant shigh-kd, large band-gap
and proper band-offset. Results indicated that the use of
high-k dielectric on Si as a tunnel layer offers a lower elec-
tron barrier height at the dielectric/Si interface and larger
physical thickness, resulting in faster programming and
longer retention than is found in a conventional SiO2 tunnel
layer.9 Unfortunately, interfacial oxides, silicates and sili-
cides were often observed during film deposition or subse-
quent annealing,11–13 and thus strongly affect the memory
device’s performance and leads to unstable channel mobility
and threshold voltage. Ng et al.14 reported earlier the pen-
etration of Ge through the rapid thermal oxide layer into the
silicon substrate and consequently the absence of hysteresis
in the capacitance–voltage sC–Vd curves. By implementing
a silicon nitride/HfO2 stack as a tunnel dielectric, Ge pen-
etration was suppressed and an excellent C–V hysteresis has
been achieved. However, Ge nanocrystals were not uniform
distributed and pronounced as illustrated by the transmission
electron microscopy sTEMd images. In this letter, we report
the implementation of the HfO2/SiO2 stack layer as a tunnel
oxide and the formation of uniform Ge nanocrystals, thus
improved charge-storage effects.
The HfO2/HfO2+Ge/HfO2/SiO2/Si structure was de-
posited by high vacuum electron-beam evaporation at room
temperature on hydrofluoric acid treated p-type s100d silicon
at room temperature. First, a SiO2 film with a thickness of
4 nm was deposited on silicon substrate, and a 3 nm-thick
HfO2 film was deposited subsequently. The HfO2/SiO2 stack
structure was used as tunneling oxide layer. A HfO2+Ge
sHfO2:Ge=5:2d film with a thickness of 8 nm was codepos-
ited on the HfO2 film as a floating gate layer. Finally, the
capping HfO2 film with a thickness of 40 nm was deposited.
After deposition, the samples were annealed at 600–800 °C
for 30–45 min in N2 ambient. Metal electrodes were formed
by the evaporation of aluminum. As a comparative experi-
ment, a single layer of HfO2 was also used as tunnel oxideadElectronic mail: rabbitlwl@mail.sim.ac.cn
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for the floating gate structure. Ge nanocrystals and interfacial
structures were investigated by high-resolution transmission
electron microscopy sHRTEMd, and the charge storage effect
of the MIS structure was characterized by capacitance–
voltage sC–Vd and leakage current measurements.
Figure 1sad shows the HRTEM image of the
HfO2/HfO2+Ge/HfO2/SiO2/Si stack structure, which was
annealed at 600 °C for 30 min. It can be seen that the inter-
faces between the Si/SiO2 and SiO2/HfO2 are fairly sharp.
Ge nanocrystals can also be identified in the image, even
though the layer is somewhat continuous. After being an-
nealed at 800 °C for 45 min, it is apparent, as shown in Fig.
1sbd, that the self-aligned Ge nanocrystals with diameters of
around 10 nm are much more pronounced compared to Fig.
1sad. It is worthy noting that all of the Ge nanocrystals are
located between the HfO2 tunnel layer and the capping layer.
This result is similar to that of Si nanocrystals embedded in
SiO2 reported earlier by Ho and co-workers.15 We believe
that the formation of Ge nanocrystals is a physical process
containing nucleation and growth, so that an optimized an-
nealing condition is essential for the formation of Ge nanoc-
rystals with the proper size and density. We also believe that
the size of nanocrystals can be controlled by varying the
thickness of the HfO2+Ge mixed layer.
Figure 1scd is a HRTEM image showing the stack struc-
ture using a single 6-nm-thick HfO2 tunnel layer, which was
annealed at 800 °C for 45 min. Uniformly distributed and
pronounced Ge nanocrystals with an average size of 6 nm
can be clearly seen. However, during the high temperature
annealing, a SiO2 interfacial layer was also formed.
Figure 2 exhibits the I–V characteristics of different
samples. As shown Fig. 2sad, the sample with the stack tun-
nel layer and annealed at 600 °C for 30 min shows the low-
est leakage of current. However, the sample annealed at
800 °C for 45 min possesses a larger leakage of current, as
shown in Fig. 2sbd. The well-crystallized HfO2 film, as illus-
trated in Fig. 1sbd, may provide channels for the leakage of
current. Nevertheless, the amorphous SiO2 layer ensures the
low leakage current. The leakage current of the sample with
single HfO2 tunnel oxide is relatively large, even with the
presence of an amorphous layer of SiO2 post-annealing
formed. This may be due to the lack of oxygen in the formed
SiO2 layer sin fact it is SiO2−xd, that results in a higher leak-
age of current.
The charge-storage characteristic of the Ge nanocrystals
was characterized by means of a high-frequency s1 MHzd
C–V measurement of the MIS structure. It revealed that all
of the samples possess counterclockwise hysteresis C–V
loops. As a rough estimation, the width of the C–V hyster-
esis can be determined by the number of charges stored in
the Ge nanocrystals. In Fig. 3sad, the maximum hysteresis
width is obtained in the sample annealed at 600 °C for
30 min, suggesting maximum nanocrystal density. As the an-
nealing temperature increases further to 800 °C, the hyster-
esis width sDVFBd decreases, suggesting a decrease of nanoc-
rystals density due to the agglomeration of Ge nanocrystals.
This result is similar to that of the Ge nanocrystals embedded
in SiO2 as reported earlier by Kim et al.16 Another reason for
the reduction of DVFB may be attributed to the trapping of
electrons or holes in the gate dielectrics and interfaces
FIG. 1. Cross-sectional HRTEM images of the MIS structure with Ge
nanocrystals embedded in HfO2 dielectric with a HfO2/SiO2 stack tunnel
layer annealed at 600 °C for 30 min sad, and annealed at 800 °C for 45 min
sbd; scd with a HfO2 tunnel layer only and annealed at 800 °C for 45 min.
FIG. 2. Leakage current characteristics of the MIS structures: sad with a
HfO2/SiO2 stack tunnel layer annealed at 600 °C for 30 min; sbd with a
HfO2/SiO2 stack tunnel layer annealed at 800 °C for 45 min; scd with a
HfO2 tunnel layer only and annealed at 800 °C for 45 min.
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caused by high temperature annealing.5 The samples an-
nealed at 600 °C for 30 min sDVFB=0.98 V and Cox
=46.28 pFd and at 800 °C for 45 min sDVFB=0.34 V and
Cox=81.34 pFd possess the stored charge densities of 2.3 and
3.331012 cm−2, respectively, as calculated using the
formula:17–19
N = CoxDVFB/qtratio, s1d
where Cox is the oxide capacitance and DVFB is the flat-band
voltage shift. The factor, tratio is the thickness ratio of
stgateox+0.5Dnd / ttotal. tgateox, Dn, and ttotal are the thickness of
the cap gate oxide, the nanocrystal diameter and the total
thickness of the MIS structure, respectively. Though the
sample annealed at 600 °C for 30 min has the largest DVFB,
its small slope may be attributed to a significant amount of
discharging that occurred concurrently with either the charg-
ing of holes or electrons,15 suggesting that it may have a
poorer charge retention capability than the other samples. In
fact, the continuous nature of the Ge nanocrystals in the
sample annealed at 600 °C for 30 min should be responsible
for charge loss through lateral paths.
The C–V characteristics of the sample with only a HfO2
tunnel oxide layer is shown in Fig. 3sbd. Though we can still
observe the hysteresis in C–V curves sDVFB=0.28 V and
Cox=67 pFd, there is an unexpected distortion in the curve
due to the poor quality of the SiO2 tunnel oxide mentioned
before. By formula s1d, we can also approximately calculate
the stored charge density in the sample, i.e., 1.48
31012 cm−2, which revealed that the sample with a
HfO2/SiO2 stack layer as tunnel oxide has a better capability
to store charges.
In conclusion, we have fabricated the HfO2/HfO2
+Ge/HfO2/SiO2/Si structure through high vacuum electron-
beam evaporation at room temperature. It has been revealed
that the HfO2/SiO2 stack tunnel layer minimizes the Ge pen-
etration into the Si substrate and therefore, uniform and self-
aligned Ge nanocrystals can be formed between the tunnel
oxide and the capping HfO2 layer, leading to an excellent
charge storage capability and an extremely low leakage cur-
rent. We have also shown that it is possible to control the size
and the distribution of the Ge nanocrystals through proper
annealing conditions.
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FIG. 3. High-frequency s1 MHzd C–V characteristics of the MIS structures:
sad with a HfO2/SiO2 stack layer as tunnel oxide, and sbd with a HfO2 tunnel
layer only.
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